



# Building the Road from Computer Architecture to Silicon at BSC

Workshop on RISC-V and OpenPOWER  
ICS 2020, 29 June 2020, Barcelona

Miquel Moretó  
Francesc Moll


DRAC project – Designing RISC-V-based  
Accelerators for next generation Computers

# Outline

- DRAC goals
- Architecture to (custom) silicon
- First silicon at BSC: preDRAC RISC-V processor
- Next Tapeout
- Future steps

# DRAC project (2020-2023)

- Catalan consortium, co-funded (50%) by ERDF funds from Generalitat de Catalunya
- Bring to silicon a RISC-V OoO processor and a number of accelerators:
  - Post-Quantum cryptography
  - Genomics
  - Autonomous navigation




<https://drac.bsc.es>



# Why build an IC design team at BSC?

- Timing, power and area are very much technology-dependent
- Link between architecture and physical effects
- Provide early feedback on architectural choices




- Work on actual systems with concrete application and specs
- Test new ideas on actual systems, in silicon
- Training future researchers in design methods.

*Overall goal: generate better processors matching architecture proposals to technological capabilities, in line with leading research institutions.*

# Needed expertise for IC design


- FPGA for fast prototyping
- Technology-dependent libraries
  - Timing & Power (lib)
  - Physical (lef)
  - Physical IP (macros)
  - Corners
- Technological issues
  - Testability
  - Manufacturability
  - Signal integrity
  - Low power
  - Custom analog IP



# Components to design a SoC processor

- Core processor
- Interconnect bus
- Interfaces
  - Main memory (DRAM)
  - Host computer
  - Other peripherals
- Accelerators
- SoC platform


Many Open-Source options




# Components for physical design

- Technology libraries
- Physical macros
  - SRAM...
- Analog IP
  - PLL, sensors...
- Constraints
- Test specifications
- Low Power specifications

Mostly proprietary IP





SDC, LIB, LEF, UPF,...



Testbenches

# First BSC tapeout: building the IC design team

- Leverage IC design expertise in local partners
  - UPC
  - IMB-CNM
- Access to design tools and manufacturing through Europractice
  - Tech libraries
  - MPW manufacturing



# PreDRAC chip partners

Main objective: design, verify and fabricate a first RISC-V academic processor in Spain

Partnership with:

Barcelona Supercomputing Center (BSC)

Universitat Politècnica de Catalunya (UPC)

Centro Nacional de Microelectrónica (IMB-CNM)

Instituto Politécnico Nacional de México (CIC-IPN)


~40 people involved



Centro de Investigación  
en Computación  
Instituto Politécnico Nacional



# PreDRAC core: Lagarto I

- **Lagarto** Core
- RV64IMA **RISC-V**
- 5 stage **in-order** pipeline
- Written in **Verilog**



# First tapeout: preDRAC SoC

- Target technology: TSMC 65nm
  - Design fits in the total area budget of 2.5 mm<sup>2</sup> (core), 4 mm<sup>2</sup> (total)
  - Tapeout: May 15 2019
  - Returned: Early September 2019
- Collaborative project with different teams:
  - RTL Design: Lagarto (BSC + CIC-IPN)
  - Verification (BSC)
  - Logic Synthesis (UPC + BSC)
  - Physical design (IMB-CNM + BSC)
  - Tapeout and bringup (IMB-CNM + BSC)




# First tapeout: preDRAC SoC

- Linux-capable System-on-Chip based on lowRISC 0.2




- Lagarto In-order core
- 16 kB L1 Dcache/Icache
- 64-kB L2 Unified Cache
- Custom SPI & UART controllers
- JTAG & Debug ring
- Performance monitoring counters



# SoC Debug ring


- RTL internally developed since lowRISC DR was only available as bitstream
- Needed for Linux booting operations




# preDRAC SoC Layout





Die - TOP




Die - All




Die - M8-M9



Die - Floorplan



Die - M5-M7





Die - M1-M4

# preDRAC manufacturing

- Europractice mini@sic MPW
  - TSMC 65nm
  - 2mm x 2mm
  - Target 200MHz
  - CPGA120 package
  - Submission 15<sup>th</sup> of May 2019



# preDRAC packaging



# preDRAC SoC die






Image courtesy of CNM

RISC-V & OpenPOWER Workshop, 29/06/2020

# Bringup board



# FPGA board host for main memory




# Functional test

- What is working?
  - Lagarto pipeline
  - L1 Icache/DCache
  - L2 Unified Cache
  - JTAG & Debug-ring
  - UART
  - PMU
  - Packetizer


## Bare-metal applications:

- Matrix Multiplication
- Bubble sort
- Tower of Hanoi




# Linux boot

- Original plan was to use the on-chip SD card (SPI) interface (not working)
- Workaround: use the FPGA board SD card, accessing it via the Packetizer
  - UART and SPI controller implemented in FPGA
- Linux successfully boots using BusyBox version 1.21.1, Linux kernel version 3.14.41, and a riscv64-linux-gnu-gcc version 5.2.0.
- BusyBox allows to integrate custom "applets" that include the Matrix multiplication and the Coremark benchmarks.
- The Matrix multiplication yielded 0.32 IPC and the Coremark obtained 172 iterations per second execution time.




# Next tapeout in TSMC 65nm

- Improved Lagarto in-order core, Power & Area optimized
- Newly developed IP:
  - SDRAM memory controller (BSC)
  - HyperRAM memory controller (BSC)
  - VGA (BSC)
  - PLL (CNM)
  - ADC (CNM)



# Towards DRAC tapeouts: 22nm FDSOI

- Accelerators along the core




# Silicon capabilities to be added during DRAC

Target technology: GF 22nm FDSOI (22FDX)

- Design for Testability
- SerDes for high-speed interface to main memory
- Body Bias generator
- PV monitor
- PLL/clock generator
- On-chip sensors (T)
- ....




# DRAC tapeouts roadmap




**TSMC 65nm**

- DRAC In-order
- PLL 600 MHz
- SDRAM mem cont
- HyperRAM
- ADC




**GF 22nm FDSOI**

- DRAC In-order
- PLL 1 GHz
- SDRAM/HyperRAM
- VPU
- SerDes 8 GHz



**GF 22nm FDSOI**

- DRAC out-of-order
- PLL 1 GHz
- Crypto Acc
- Genomic Acc
- Automotive Acc
- SerDes 8 GHz
- Body Bias



# PreDRAC design team (September 2019)



# Acknowledgment

"This project is co-financed by the European Union Regional Development Fund within the framework of the ERDF Operational Program of Catalonia 2014-2020 with a grant of 50% of total cost eligible"



Generalitat de Catalunya  
Departament d'Economia i Coneixement  
**Secretaria d'Universitats i Recerca**



**Unió Europea**  
**Fons Europeu**  
**de Desenvolupament Regional**